System I

Instruction Set Architecture

Bo Feng, Lei Wu, Rui Chang

Zhejiang University

Disclaimer

§ **Many images and resources used in this lecture are collected from the Internet, and they are used only for the educational purpose. The copyright belong to the original owners, respectively.**

§ **Part of slides credit to**

- **David A. Patterson and John L. Hennessy. Computer Organization and Design RISC-V Edition: The Hardware Software Interface, 1st Edition.**
- **John L. Hennessy and David A. Patterson. Computer Architecture: A Quantitative Approach, 6th Edition.**
- **Andrew Waterman and David A. Patterson. The RISC-V Reader: An Open Architecture Atlas.**
- **CSCE 513, Prof. Yonghong Yan @ University of North Carolina at Charlotte**
- **CENG3420, Bei Yu @ The Chinese University of Hong Kong**
- **CS 3410, Prof. Hakim Weatherspoon @ Cornell University**
- **CS 162, Prof. Sam Kumar @ UC Berkeley**
- **CSc 453, Prof. Saumya Debray @ University of Arizona**

Overview

§ RISC-V ISA

§ RISC-V Assembly Language

Overview

§ RISC-V ISA

§ RISC-V Assembly Language

What is RISC-V?

- § RISC-V (pronounced "risk-five") is an ISA standard
	- An open-source implementation of a reduced instruction set computing based instruction set architecture (ISA)
	- [There was RISC-](https://riscv.org/technical/specifications/)I, II, III, IV before
- Most ISAs: X86, ARM, Power, MIPS, SPARC
	- Commercially protected by patents
	- Preventing practical efforts to reproduce the computer systems.
- § RISC-V is open
	- Permitting any person or group to construct compatible computers
	- Use associated software
- § Originated in 2010 by researchers at UC Berkeley
	- Krste Asanović, David Patterson and students
- § ISA Specifications
	- Unprivileged specification version 20191213 (v2.2)
	- Privileged specification version 20211203 (v1.11)
	- More on github: https://github.com/riscv/riscv-isa-manual

Goals in Defining RISC-V

- § A completely open ISA that is freely available to academia and industry
- A real ISA suitable for direct native hardware implementation, not just simulation nor binary translation
- An ISA that avoids "over-architecting" for
	- A particular microarchitecture style (e.g., microcoded, in-order, decoupled, out-oforder) or
	- Implementation technology (e.g., full-custom, ASIC, FPGA), but which allows efficient implementation in any of these
- RISC-V ISA includes
	- A small base integer ISA, usable by itself as a base for customized accelerators or for educational purposes, and
	- Optional standard extensions, to support general-purpose software development
	- Optional customer extensions
- § Support for the revised 2008 IEEE-754 floating-point standard

RISC-V Principles

- § Generally kept very simple and extendable
	- Whether short, long, or variable
- Separated into multiple specifications

User-level ISA spec (compute instructions)

- Compressed ISA spec (16-bit instructions)
- Privileged ISA spec (supervisor-mode instructions)
- More…
- **ISA support is given by RV** + word-width + extensions supported
	- E.g., RV32I means 32-bit RISC-V with support for the I (integer) instruction set

User-Level ISA

- Defines the normal instructions needed for computation
	- A mandatory **base integer ISA**
		- § **I: Integer instructions**:
			- ALU
			- Branches/jumps
			- Loads/stores

• **Standard extensions**

- M: Integer Multiplication and Division
- A: Atomic Instructions
- F: Single-Precision Floating-Point
- D: Double-Precision Floating-Point
- C: Compressed Instructions (16 bit)
- § **G = IMAFD: integer base + four standard extensions**
- Optional extensions

Basic RISC-V ISA

- Both 32-bit and 64-bit address space variants
	- RV32 and RV64
- Easy to subset/extend for education/research
	- RV32IM, RV32IMA, RV32IMAFD, RV32G
- SPEC on the website
	- www.riscv.org

RISC -V Processor State

- Program counter (PC)
- 32 32/64-bit integer registers (**x0 -x31**)
	-
	- x0 always contains a 0
• x1 to hold the return address on a call.
- 32 floating-point (FP) registers (**f0 -f31**)
	- Each can contain a single- or double -precision FP value (32 -bit or 64 -bit IEEE FP)
- § FP status register (**fsr**), used for FP rounding mode & exception reporting

RV32I

ALU Instructions

Figure A.26 The basic ALU instructions in RISC-V are available both with registerregister operands and with one immediate operand. LUI uses the U-format that employs the rs1 field as part of the immediate, yielding a 20-bit immediate.

Load/Store Instructions

Figure A.25 The load and store instructions in RISC-V. Loads shorter than 64 bits are available in both signextended and zero-extended forms. All memory references use a single addressing mode. Of course, both loads and stores are available for all the data types shown. Because RV64G supports double precision floating point, all single precision floating point loads must be aligned in the FP register, which are 64-bits wide.

Control Transfer Instructions

Figure A.27 Typical control flow instructions in RISC-V. All control instructions, except jumps to an address in a register, are PC-relative.

RISC-V Dynamic Instruction Mix for SPECint2006

Figure A.29 RISC-V dynamic instruction mix for the SPECint2006 programs. Omnetpp includes 7% of the instructions that are floating point loads, stores, operations, or compares; no other program includes even 1% of other instruction types. A change in gcc in SPECint2006, creates an anomaly in behavior. Typical integer programs have load frequencies that are 1/5 to 3x the store frequency. In gcc, the store frequency is actually higher than the load frequency! This arises because a large fraction of the execution time is spent in a loop that clears memory by storing x0 (not where a compiler like gcc would usually spend most of its execution time!). A store instruction that stores a register pair, which some other RISC ISAs have included, would address this issue.

RISC-V Hybrid Instruction Encoding

- § 16, 32, 48, 64, … bits length encoding
- § Base instruction set (RV32) always has fixed 32-bit instructions with lowest two bits $= 11$.
- All branches and jumps have targets at 16-bit granularity (even in base ISA where all instructions are fixed 32 bits)

 $base+4$

Four Core RISC-V Instruction Formats

§ https://github.com/riscv/riscv-opcodes/

Aligned on a four-byte boundary in memory. There are variants! Sign bit of immediates always on bit 31 of instruction. Register fields never move.

RISC-V Encoding Summary

Immediate Encoding Variants

§ S-type vs. B-type

- The 12-bit immediate field is used to encode branch offsets in multiples of 2 in the B format. Instead of shifting all bits in the instruction-encoded immediate left by one in hardware as is conventionally done, the middle bits (imm[10:1]) and sign bit stay in fixed positions, while the lowest bit in S format (inst[7]) encodes a high-order bit in B format.
- U-type vs. J-type
	- Similarly, the 20-bit immediate is shifted left by 12 bits to form U immediates and by 1 bit to form J immediates. The location of instruction bits in the U and J format immediates is chosen to maximize overlap with the other formats and with each other.

Immediate Encoding Variants

RISC-V Addressing Modes

1. Immediate addressing

2. Register addressing

3. Base addressing, i.e., displacement addressing

4. PC-relative addressing

ALU Instructions: R-Type

- R-type (Register)
	- rs1 and rs2 are the source register, rd is the destination
	- ADD/SUB
	- SLT, SLTU: set less than

• SRL, SLL, SRA: shift logic or arithmetic left or right

31	25 24		20 19		15 14		12 11		76	$\bf{0}$
	funct7 rs2			rs1		funct3		rd	opcode	
	5 7			$\overline{5}$		3		$\overline{5}$		
	0000000 src2			src1		ADD/SLT/SLTU		dest	OP	
	0000000 src2			src1		AND/OR/XOR		dest	OP	
	0000000	src2		src1		SLL/SRL		dest	OP	
	0100000	src2		src1		SUB/SRA		dest	OP	
$_{\rm Inst}$	Name		FMT	Opcode	funct3	funct7	Description (C)			Note
add	ADD		R	0110011	0x0	0x00	$rd = rs1 + rs2$			
sub	SUB		$\mathbb R$	0110011	0x0	0x20	$rd = rs1 - rs2$			
xor	XOR		R	0110011	0x4	0x00	$rd = rs1$ $rs2$			
or	OR		$\mathbb R$	0110011	0x6	0x00	$rd = rs1$ $rs2$			
and	AND		R	0110011	0x7	0x00	$rd = rs1$ & $rs2$			
sll	Shift Left Logical		$\mathbb R$	0110011	0x1	0x00		$rd = rs1 \ll rs2$		
srl	Shift Right Logical		R	0110011	0x5	0x00		$rd = rs1 \gg rs2$		
sra	Shift Right Arith*		$\mathbb R$	0110011	0x5	0x20		$rd = rs1 \gg rs2$		msb-extends
slt	Set Less Than		$\mathbb R$	0110011	0x2	0x00		$rd = (rs1 < rs2)?1:0$		
sltu	Set Less Than (U)		$\mathbb R$	0110011	0x3	0x00		$rd = (rs1 < rs2)?1:0$		zero-extends

ALU Instructions: I-Type

- I-type (immediate), all immediates in all instructions are sign extended
	- ADDI: adds sign extended 12-bit immediate to rs1
	- $SLTI(U)$: set less than immediate
	- ANDI/ORI/XORI: logical operations

• SLLI/SRLI/SRAI: shifts by constants

I-type instructions end with I

ALU Instructions: U-Type

■ LUI/AUIPC: load upper immediate/add upper immediate to PC

- Writes 20-bit immediate to top of destination register
- Used to build large immediates
- 12-bit immediates are signed, so have to account for sign when building 32-bit immediates in 2-instruction sequence (LUI high-20 bits, ADDI low-12 bits)

Load/Store Instructions: I/S-Type

- Load instruction (I-type)
	- $rd = MEM (rs1 + imm)$
- Store instruction (S-type)
	- MEM $(rs1 + imm) = rs2$

Control Transfer Instructions: J-Type

- No architecturally visible delay slots
- Unconditional jumps: $PC +$ offset target
	- JAL: jump and link, also writes $PC + 4$ to x1, J-type
		- Offset scaled by 1-bit left shift can jump to 16-bit instruction boundary (same for branches)
	- JLAR: jump and link register where imm $(12bits) + rd1 = target$

Control Transfer Instructions: B-Type

- § No architecturally visible delay slots
- Conditional branches: B-type and PC + offset target

Branches, compare two registers, PC + (immediate << 1) target (signed offset in multiples of two). Branches do not have delay slot.

Where is NOP?

Privileged ISA: Modes

- § RISC-V privileged spec defines 3 levels of privilege, called modes
	- Machine mode is the highest privileged mode and the only required mode

§ More-privileged modes generally have access to all of the features of lessprivileged modes, and they add additional functionality not available to lessprivileged modes, such as the ability to handle interrupts and perform I/O. Processors typically spend most of their execution time in their leastprivileged mode; interrupts and exceptions transfer control to more-privileged modes.

Software Stack and Instructions

Implementations might provide anywhere from 1 to 4 privilege modes trading off reduced isolation for lower implementation cost

■ RISC-V privileged software stack

■ RV32/64 privileged instructions

```
machine-mode<br>supervisor-mode
supervisor-mode fence.virtual memory address
wait for interrupt
```
RISC-V Reference Card

RISC-V Integer Base (RV32I/64I), privileged, and optional RV32/64C. Registers x1-x31 and the PC are 32 bits wide in RV32I and 64 in RV64I (x0=0). RV64I adds 12 instructions for the wider data. Every 16-bit RVC instruction maps to an existing 32-bit RISC-V instruction.

Specifications and Software

- § Specification from RISC-V website
	- https://riscv.org/specifications/
- RISC-V software includes
	- Toolchain projects
		- https://wiki.riscv.org/display/HOME/Toolchain+Projects
	- A simulator ("spike")
		- https://github.com/riscv-software-src/riscv-isa-sim
	- Standard simulator QEMU (Upstream now)
		- https://github.com/riscv/riscv-qemu
- Operating systems support exists for Linux (Upstream now)
	- https://github.com/riscv/riscv-linux
- § A javascript ISA simulator to run a RISC-V Linux system on a web browser
	- https://github.com/riscv/riscv-angel