System I

Instruction Set Architecture

Bo Feng, Lei Wu, Rui Chang

Zhejiang University

Disclaimer

Many images and resources used in this lecture are collected from the Internet, and they are used only for the educational purpose. The copyright belong to the original owners, respectively.

Part of slides credit to

- David A. Patterson and John L. Hennessy. Computer Organization and Design RISC-V Edition: The Hardware Software Interface, 1st Edition.
- John L. Hennessy and David A. Patterson. Computer Architecture: A Quantitative Approach, 6th Edition.
- Andrew Waterman and David A. Patterson. The RISC-V Reader: An Open Architecture Atlas.
- CSCE 513, Prof. Yonghong Yan @ University of North Carolina at Charlotte
- CENG3420, Bei Yu @ The Chinese University of Hong Kong
- CS 3410, Prof. Hakim Weatherspoon @ Cornell University
- CS 162, Prof. Sam Kumar @ UC Berkeley
- CSc 453, Prof. Saumya Debray @ University of Arizona

Overview

RISC-V ISA

RISC-V Assembly Language

Overview

RISC-V ISA

RISC-V Assembly Language

What is **RISC-V**?

- RISC-V (pronounced "risk-five") is an ISA standard
 - An open-source implementation of a reduced instruction set computing (RISC) based instruction set architecture (ISA)
 - There was RISC-I, II, III, IV before
- Most ISAs: X86, ARM, Power, MIPS, SPARC
 - Commercially protected by patents
 - Preventing practical efforts to reproduce the computer systems.
- RISC-V is open
 - Permitting any person or group to construct compatible computers
 - Use associated software
- Originated in 2010 by researchers at UC Berkeley
 - Krste Asanović, David Patterson and students
- ISA Specifications
 - Unprivileged specification version 20191213 (v2.2)
 - Privileged specification version 20211203 (v1.11)
 - More on github: https://github.com/riscv/riscv-isa-manual



RISC-V: The Free and Open RISC Instruction Set Architecture

https://riscv.org/

Goals in Defining RISC-V

- A completely open ISA that is freely available to academia and industry
- A real ISA suitable for direct native hardware implementation, not just simulation nor binary translation
- An ISA that avoids "over-architecting" for
 - A particular microarchitecture style (e.g., microcoded, in-order, decoupled, out-oforder) or
 - Implementation technology (e.g., full-custom, ASIC, FPGA), but which allows efficient implementation in any of these
- RISC-V ISA includes
 - A small base integer ISA, usable by itself as a base for customized accelerators or for educational purposes, and
 - Optional standard extensions, to support general-purpose software development
 - Optional customer extensions
- Support for the revised 2008 IEEE-754 floating-point standard

RISC-V Principles

- Generally kept very simple and extendable
 - Whether short, long, or variable
- Separated into multiple specifications
 - User-level ISA spec (compute instructions)
 - Compressed ISA spec (16-bit instructions)
 - Privileged ISA spec (supervisor-mode instructions)
 - More...
- ISA support is given by RV + word-width + extensions supported
 - E.g., RV32I means 32-bit RISC-V with support for the I (integer) instruction set

User-Level ISA

- Defines the normal instructions needed for computation
 - A mandatory **base integer ISA**
 - I: Integer instructions:
 - ALU
 - Branches/jumps
 - Loads/stores

Standard extensions

- M: Integer Multiplication and Division
- A: Atomic Instructions
- F: Single-Precision Floating-Point
- D: Double-Precision Floating-Point
- C: Compressed Instructions (16 bit)
- **G** = **IMAFD**: integer base + four standard extensions
- Optional extensions

Basic RISC-V ISA

- Both 32-bit and 64-bit address space variants
 - RV32 and RV64
- Easy to subset/extend for education/research
 - RV32IM, RV32IMA, RV32IMAFD, RV32G
- SPEC on the website
 - www.riscv.org

Name of base or extension	Functionality
RV32I	Base 32-bit integer instruction set with 32 registers
RV32E	Base 32-bit instruction set but with only 16 registers; intended for very low-end embedded applications
RV64I	Base 64-bit instruction set; all registers are 64-bits, and instructions to move 64-bit from/to the registers (LD and SD) are added
М	Adds integer multiply and divide instructions
A	Adds atomic instructions needed for concurrent processing; see Chapter 5
F	Adds single precision (32-bit) IEEE floating point, includes 32 32- bit floating point registers, instructions to load and store those registers and operate on them
D	Extends floating point to double precision, 64-bit, making the registers 64-bits, adding instructions to load, store, and operate on the registers
Q	Further extends floating point to add support for quad precision, adding 128-bit operations
L	Adds support for 64- and 128-bit decimal floating point for the IEEE standard
С	Defines a compressed version of the instruction set intended for small-memory-sized embedded applications. Defines 16-bit versions of common RV32I instructions
v	A future extension to support vector operations (see Chapter 4)
В	A future extension to support operations on bit fields
T	A future extension to support transactional memory
Р	An extension to support packed SIMD instructions: see Chapter 4
RV128I	A future base instruction set providing a 128-bit address space

RISC-V Processor State

- Program counter (PC)
- 32 32/64-bit integer registers (x0-x31)
 - x0 always contains a 0
 - x1 to hold the return address on a call.
- 32 floating-point (FP) registers (f0-f31)
 - Each can contain a single- or double-precision FP value (32-bit or 64-bit IEEE FP)
- FP status register (fsr), used for FP rounding mode & exception reporting

XLEN-1	0 FLEN-1
x0 / zero	fO
x1	f1
x2	f2
x3	f3
x4	f4
x5	f5
x6	f6
x7	f7
x8	f8
x9	f9
x10	f10
x11	f11
x12	f12
x13	f13
x14	f14
x15	f15
x16	f16
x17	f17
x18	f18
x19	f19
x20	f20
x21	f21
x22	f22
x23	f23
x24	f24
x25	f25
x26	f26
x27	f27
x28	f28
x29	f29
x30	f30
x31	f31
XLEN	FLEN
XLEN-1	0 31
pc	fcsr
XLEN	32

RV32



ALU Instructions

Exam instru	ple Icmtion	Instruction name	Meaning
add	x1,x2,x3	Add	Regs[x1] ← Regs[x2] + Regs[x3]
addi	x1,x2,3	Add immediate unsigned	Regs[x1]←Regs[x2]+3
lui	x1,42	Load upper immediate	Regs[x1] ← 0 ³² ##42##0 ¹²
s11	x1,x2,5	Shift left logical	Regs[x1]←Regs[x2]<<5
slt	x1,x2,x3	Set less than	if (Regs[x2] <regs[x3]) Regs[x1]←1else Regs[x1]←0</regs[x3])

Figure A.26 The basic ALU instructions in RISC-V are available both with registerregister operands and with one immediate operand. LUI uses the U-format that employs the rs1 field as part of the immediate, yielding a 20-bit immediate.

Load/Store Instructions

Example instruction	Instruction name	Meaning
ld x1,80(x2)	Load doubleword	$Regs[x1] \leftarrow Mem[80 + Regs[x2]]$
lw x1,60(x2)	Load word	Regs[x1]← ₆₄ Mem[60+Regs[x2]] ₀) ³² ## Mem[60+Regs[x2]]
lwu x1,60(x2)	Load word unsigned	Regs[x1]← ₆₄ 0 ³² ## Mem[60+Regs[x2]]
lb x1,40(x3)	Load byte	Regs[x1]← ₆₄ (Mem[40+Regs[x3]] ₀) ⁵⁶ 排排 Mem[40+Regs[x3]]
lbu x1,40(x3)	Load byte unsigned	Regs[x1]← ₆₄ 0 ⁵⁶ #排 Mem[40+Regs[x3]]
lh x1,40(x3)	Load half word	Regs[x1]← ₆₄ (Mem[40+Regs[x3]] ₀) ⁴⁸ ## Mem[40+Regs[x3]]
flw f0,50(x3)	Load FP single	Regs[f0]← ₆₄ Mem[50+Regs[x3]] ## 0 ³²
fld f0,50(x2)	Load FP double	$Regs[f0] \leftarrow _{64} Mem[50 + Regs[x2]]$
sd x2,400(x3)	Store double	$Mem[400 + Regs[x3]] \leftarrow _{64} Regs[x2]$
sw x3,500(x4)	Store word	$Mem[500+Regs[x4]] \leftarrow _{32} Regs[x3]_{3263}$
fsw f0,40(x3)	Store FP single	$Mem[40+Regs[x3]] \leftarrow _{32} Regs[f0]_{031}$
fsd f0,40(x3)	Store FP double	$Mem[40+Regs[x3]] \leftarrow _{64} Regs[f0]$
sh x3,502(x2)	Store half	$Mem[502 + Regs[x2]] \leftarrow _{16} Regs[x3]_{4863}$
sb x2,41(x3)	Store byte	$Mem[41 + Regs[x3]] \leftarrow _8 Regs[x2]_{5663}$

Figure A.25 The load and store instructions in RISC-V. Loads shorter than 64 bits are available in both signextended and zero-extended forms. All memory references use a single addressing mode. Of course, both loads and stores are available for all the data types shown. Because RV64G supports double precision floating point, all single precision floating point loads must be aligned in the FP register, which are 64-bits wide.

Control Transfer Instructions

Exam	ple instruction	Instruction name	Meaning
jal	x1,offset	Jump and link	Regs[x1] \leftarrow PC+4; PC \leftarrow PC + (offset << 1)
jalr	x1,x2,offset	Jump and link register	<pre>Regs[x1] ← PC+4; PC ← Regs[x2]+offset</pre>
beq	x3,x4,offset	Branch equal zero	if (Regs[x3]==Regs[x4]) $PC \leftarrow PC + (offset << 1)$
bgt	x3,x4,name	Branch not equal zero	if (Regs[x3]>Regs[x4]) $PC \leftarrow PC + (offset << 1)$

Figure A.27 Typical control flow instructions in RISC-V. All control instructions, except jumps to an address in a register, are PC-relative.

RISC-V Dynamic Instruction Mix for SPECint2006

Program	Loads	Stores	Branches	Jumps	ALU operations
astar	28%	6%	18%	2%	46%
bzip	20%	7%	11%	1%	54%
gcc	17%	23%	20%	4%	36%
gobmk	21%	12%	14%	2%	50%
h264ref	33%	14%	5%	2%	45%
hmmer	28%	9%	17%	0%	46%
libquantum	16%	6%	29%	0%	48%
mcf	35%	11%	24%	1%	29%
omnetpp	23%	15%	17%	7%	31%
perlbench	25%	14%	15%	7%	39%
sjeng	19%	7%	15%	3%	56%
xalancbmk	30%	8%	27%	3%	31%

Figure A.29 RISC-V dynamic instruction mix for the SPECint2006 programs. Omnetpp includes 7% of the instructions that are floating point loads, stores, operations, or compares; no other program includes even 1% of other instruction types. A change in gcc in SPECint2006, creates an anomaly in behavior. Typical integer programs have load frequencies that are 1/5 to 3x the store frequency. In gcc, the store frequency is actually higher than the load frequency! This arises because a large fraction of the execution time is spent in a loop that clears memory by storing x0 (not where a compiler like gcc would usually spend most of its execution time!). A store instruction that stores a register pair, which some other RISC ISAs have included, would address this issue.

RISC-V Hybrid Instruction Encoding

- 16, 32, 48, 64, ... bits length encoding
- Base instruction set (RV32) always has fixed 32-bit instructions with lowest two bits = 11₂
- All branches and jumps have targets at 16-bit granularity (even in base ISA where all instructions are fixed 32 bits)



base+4

Four Core RISC-V Instruction Formats

https://github.com/riscv/riscv-opcodes/



Aligned on a four-byte boundary in memory. There are variants! Sign bit of immediates always on bit 31 of instruction. Register fields never move.

RISC-V Encoding Summary

Name		Commonte					
Field size	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	Comments
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	imm[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	Stores
B-type	imm[12,10:5]	rs2	rs1	funct3	imm[4:1,11]	opcode	Conditional branch format
J-type	imn	n[20,10:1,	,11,19:12]		rd	opcode	Unconditional jump format
U-type		imm[31	:12]		rd	opcode	Upper immediate format

Immediate Encoding Variants

31	30	$25 \ 24$	21	20	19	15	14	12 1	11 8	7	6 0	
	funct7		rs2		rs1		funct	3	rd	l	opcode	R-type
					_							-
	imm	[11:0]			rs1		funct:	3	rd	l	opcode	I-type
i	nm[11:5]		rs2		rs1		funct	3	imm[4:0]	opcode	S-type
imm[15	2] imm[10:5]]	rs2		rs1		funct	3 i	$\operatorname{imm}[4:1]$	imm[11]	opcode	B-type
		in	m[31:1]	2]					rd	l	opcode	U-type
imm[20)] imm	[10:1]	in	m[11]	imr	n[19	9:12]		rd	l	opcode] J-type

• S-type vs. B-type

- The 12-bit immediate field is used to encode branch offsets in multiples of 2 in the B format. Instead of shifting all bits in the instruction-encoded immediate left by one in hardware as is conventionally done, the middle bits (imm[10:1]) and sign bit stay in fixed positions, while the lowest bit in S format (inst[7]) encodes a high-order bit in B format.
- U-type vs. J-type
 - Similarly, the 20-bit immediate is shifted left by 12 bits to form U immediates and by 1 bit to form J immediates. The location of instruction bits in the U and J format immediates is chosen to maximize overlap with the other formats and with each other.

Immediate Encoding Variants



RISC-V Addressing Modes

1. Immediate addressing

immediate	rs1	funct3	rd	ор
-----------	-----	--------	----	----

2. Register addressing



3. Base addressing, i.e., displacement addressing



4. PC-relative addressing



ALU Instructions: R-Type

- R-type (Register)
 - rs1 and rs2 are the source register, rd is the destination
 - ADD/SUB
 - SLT, SLTU: set less than

• SRL, SLL, SRA: shift logic or arithmetic left or right

31	25	24	20	19	$15 \ 1$	4 1	2 11	7	6	0
	funct7	rs2		rs1		funct3	r	d	opco	ode
	7	5		5		3	Į	5	7	
	0000000	$\operatorname{src2}$	2	$\operatorname{src1}$	A	DD/SLT/SLI	TU de	\mathbf{st}	OF	>
	0000000	$\operatorname{src2}$	2	$\operatorname{src1}$	A	ND/OR/XOI	t de	\mathbf{st}	OF	2
	0000000	$\operatorname{src2}$	2	$\operatorname{src1}$		SLL/SRL	de	\mathbf{st}	OF)
	0100000	src2	2	$\operatorname{src1}$		SUB/SRA	de	\mathbf{st}	OF	>
Inst	Name		FMT	Opcode	funct3	funct7	Descript	ion (C)		Note
add	ADD		R	0110011	0x0	0x00	rd = rs1	+ rs2		
sub	SUB		R	0110011	0x0	0x20	rd = rs1	- rs2		
xor	XOR		R	0110011	0x4	0x00	rd = rs1	^ rs2		
or	OR		R	0110011	0x6	0x00	rd = rs1	rs2		
and	AND		R	0110011	0x7	0x00	rd = rs1	& rs2		
sll	Shift Left Logi	cal	R	0110011	0x1	0x00	rd = rs1	<< rs2		
srl	Shift Right Lo	gical	R	0110011	0x5	0x00	rd = rs1	>> rs2		
sra	Shift Right Ar	ith*	R	0110011	0x5	0x20	rd = rs1	>> rs2		msb-extends
slt	Set Less Than		R	0110011	0x2	0x00	rd = (rs	1 < rs2)	?1:0	
sltu	Set Less Than	(U)	R	0110011	0x3	0x00	rd = (rs	1 < rs2)	?1:0	zero-extends

ALU Instructions: I-Type

- I-type (immediate), all immediates in all instructions are sign extended
 - ADDI: adds sign extended 12-bit immediate to rs1
 - SLTI(U): set less than immediate
 - ANDI/ORI/XORI: logical operations

• SLLI/SRLI/SRAI: shifts by constants

I-type instructions end with I

20 19	15 14	12 11	76	0
rs1	funct3	rd	opcode	
5	3	5	7	
src	ADDI/SLTI[U] dest	OP-IMM	
src	ANDI/ORI/X	ORI dest	OP-IMM	
20 19	15 14 12	2 11 7	7 6	0
rs1	funct3	rd	opcode	
5	3	5	7	
src	\mathbf{SLLI}	\mathbf{dest}	OP-IMM	
src	SRLI	\mathbf{dest}	OP-IMM	
	20 19 rs1 5 src src 20 19 rs1 5 src src src src src	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

ALU Instructions: U-Type

 LUI/AUIPC: load upper immediate/add upper immediate to PC

31 12	11 7	6 0
$\operatorname{imm}[31:12]$	\mathbf{rd}	opcode
20	5	7
U-immediate $[31:12]$	dest	LUI
U-immediate $[31:12]$	dest	AUIPC

- Writes 20-bit immediate to top of destination register
- Used to build large immediates
- 12-bit immediates are signed, so have to account for sign when building 32-bit immediates in 2-instruction sequence (LUI high-20 bits, ADDI low-12 bits)

Load/Store Instructions: I/S-Type

- Load instruction (I-type)
 - rd = MEM (rs1 + imm)
- Store instruction (S-type)
 - MEM (rs1 + imm) = rs2

31			$20 \ 19$		15	14	12	11	76		0
	$\operatorname{imm}[11:0]$	0]		rs1		func	ct3	\mathbf{rd}		opcode	
	12			5		3		5		7	
	offset[11]	:0]		base		wid	th	dest		LOAD	
	-	-									
31	25	24	$20 \ 19$		15	14	12	11	76		0
	$\operatorname{imm}[11:5]$	rs2		rs1		func	t3	$\operatorname{imm}[4:0]$		opcode	
	7 5			5		3		5 7		7	
	offset[11:5]		base		width offset[STORE		

Control Transfer Instructions: J-Type

- No architecturally visible delay slots
- Unconditional jumps: PC + offset target
 - JAL: jump and link, also writes PC + 4 to x1, J-type
 - Offset scaled by 1-bit left shift can jump to 16-bit instruction boundary (same for branches)
 - JLAR: jump and link register where imm (12bits) + rd1 = target

31	30	21 2	0 1	9	$12 \ 1$	1	76		0	
$\operatorname{imm}[20]$	imm[10:1]	imm	ı[11] i	imm[19:1	l2]	\mathbf{rd}		opcode		
1	10	1	L	8		5		7		
	offset[2]	20:1]				dest		\mathbf{JAL}		
31		20 19		15 14	12 1	1	76		0	
				10 14	14 1	-				
	imm[11:0]		rs1	fun	et3	rd		opcode		
	imm[11:0] 12		rs1 5	10 14 fune 3		rd 5		opcode 7		

Control Transfer Instructions: B-Type

- No architecturally visible delay slots
- Conditional branches: B-type and PC + offset target



Branches, compare two registers, PC + (immediate << 1) target (signed offset in multiples of two). Branches do not have delay slot.

Where is NOP?



Privileged ISA: Modes

- RISC-V privileged spec defines 3 levels of privilege, called modes
 - Machine mode is the highest privileged mode and the only required mode

Level	Encoding	Name	Abbreviation
0	00	User/Application	U
1	01	Supervisor	S
2	10	Reserved	
3	11	Machine	Μ

 More-privileged modes generally have access to all of the features of lessprivileged modes, and they add additional functionality not available to lessprivileged modes, such as the ability to handle interrupts and perform I/O.
 Processors typically spend most of their execution time in their leastprivileged mode; interrupts and exceptions transfer control to more-privileged modes.

Software Stack and Instructions

 Implementations might provide anywhere from 1 to 4 privilege modes trading off reduced isolation for lower implementation cost

Number of levels	Supported Modes	Intended Usage
1	Μ	Simple embedded systems
2	M, U	Secure embedded systems
3	M, S, U	Systems running Unix-like operating systems

RISC-V privileged software stack

Application	Application	Applicatio					
ABI	ABI	ABI					
AEE	OS						
	SBI						
	SEE						

Application	Application	Application	Application						
ABI	ABI	ABI	ABI						
0	S	OS							
S	BI	SBI							
Hypervisor									
HBI									
HEE									

RV32/64 privileged instructions

```
machine-mode
supervisor-mode
supervisor-mode fence.virtual memory address
wait for interrupt
```

RISC-V Reference Card

Open 🛃 RISC-V Reference Card 🛛 🕦							0	pen	Ş	R	SC-\	V	Refe	erer	nce Card			2			
Raco Int	0.001	Inctr	uctions: PV22	Land RV641		_	PV Privilago	Inci	tructions		Ontional		hinks Divide	Instruction Ful	-			Ontional	last	an Eular	naions DV/V
Category Name	Emt	Ansu .	2V32I Base	+RV641		Catego	v Name	Emt	RV mnemonic	Category	Name	Fmt	RV32M (M	ultiply-Divide)		RV64M		Name	Emt		V32V/R64V
Shifts Shift Left Logical	I R	SLL	rd.rsl.rs?	SLLW rd.rs1.rs2		Tran Ma	ch-mode tran return	R	MRET	Multiply	Mill tiply	R	MIT.	rd rel re?	MULW	rd.re	1. 782	SET Vector Len	R	SPTUT.	rd rel
Shift Left Log. Imm.	I	SLLI	rd.rsl.shamt	SLLIW rd, rs1, shamt	t. I	Superv	isor-mode trap return	R	SRET		MULtiply High	R	MULH	rd.rs1.rs2		/	-,	MULtiply High	R	VMULH	rd.rs1.rs2
Shift Right Logical	R	SRL	rd,rs1,rs2	SRLW rd, rs1, rs2	- I	Interru	pt Wait for Interrupt	R	WFI	MULtiply	High Sign/Uns	R	MULHSU	rd,rs1,rs2				REMainder	R	VREM	rd,rs1,rs2
Shift Right Log. Imm.	I	SRLI	rd,rs1,shamt	SRLIW rd, rs1, shamt	t İ	MMU V	/irtual Memory FENCE	R	SFENCE.VMA rs1,rs2	MU	Ltiply High Uns	R	MULHU	rd,rs1,rs2				Shift Left Log.	R	VSLL	rd,rs1,rs2
Shift Right Arithmetic	R	SPA	rd rel re?	SRAW rd.rsl.rs2		Exan	nnles of the 60 k	V Ps	eudoinstructions	Divide	DIVide	R	DIV	rd.rsl.rs2	DIVW	rd, rs	1.rs2	Shift Right Log.	R	VSRL	rd.rs1.rs2
Shift Right Arith Imm	T	SPAT	rd rel shamt	SPATW rd rel shamt	.	Branch	= 0 (BEO r.s. x0 imm)	1	BEOZ rs.imm	D	IVide Unsigned	R	DIVU	rd,rs1,rs2		/	-,	Shift R. Arith.	R	VSRA	rd.rsl.rs2
Arithmetic ADD	R	ADD	rd.rsl.rs?	ADDW rd rel re?	-	lum	n (uses JML v0.imm)	i i	Jimm	Remainder	r REMainder	R	REM	rd,rs1,rs2	REMW	rd.rs	1.rs2	LoaD	I	VLD	rd,rs1,imm
ADD Immediate	T	ADDT	rd rel imm	ADDIN EGITATION		MoVe (USES ADDI rd.rs.0)	R	MV rd re	REMa	inder Unsigned	R	REMU	rd,rsl,rs2	REMIN	rd re	1.re2	LoaD Strided	R	VLDS	rd,rsl,rs2
		aum	ru,rsi,im	ADDIW rd, rs1, 1mm			(0000 1001 10)10/0/		nv 10,15						indirion .	10/10	11102	LooD indeXed	D	VLDX	rd_rel_re?
SUBtract	R	SOB	rd,rs1,rs2	SUBW IG,ISI,ISZ		RETUR	(USES JALR x0,0,ra)	I	RET		Optic	ona	Atomic Inst	ruction Extens	ion: RVA			LOAD INDEXED	ĸ	TEDA	10/101/102
Load Upper Imm	U	LUI	rd,imm	Optional Com	pres	sed (16	5-bit) Instruction	ı Exte	ension: RV32C	Category	Name	Fmt	RV32A	(Atomic)	+	RV64A		STore	S	VST	rd,rsl,imm
Add Upper Imm to PC	U	AUIPC	rd,imm	Category Name	Fmt		RVC	- 1	RISC-V equivalent	Load	Load Reserved	R	LR.W	rd,rs1	LR.D	rd,rs	1	STore Strided	R	VSTS	rd,rs1,rs2
.ogical XOR	R	XOR	rd,rs1,rs2	Loads Load Word	CL	C.LW	rd',rs1',imm	LW	rd',rsl',imm*4	Store St	ore Conditional	R	SC.W	rd,rs1,rs2	SC.D	rd,rs	1,rs2	Store indexed	R	VSTX	rd,rs1,rs2
XOR Immediate	I	XORI	rd,rsl,imm	Load Word SP	CI	C.LWSP	rd, imm	LW	rd, sp, imm*4	Swap	SWAP	P	AMOSWAP.W	rd,rs1,rs2	AMOSWAP.D	rd,rs	1,152	AMO ADD	R.	AMOSWAP	rd,rs1,rs2
OR	R	OR	rd,rs1,rs2	Float Load Word SP	CL	C.FLW	rd',rsl',imm	FLW	rd',rsl',imm*8	Add	XOP	P	AMOADD.W	rd,rs1,rs2	AMOADD, D	rd re	1, rs2	AMO XOR	P	AMOADD	rd,rs1,rs2
OR Immediate	I	ORI	rd,rsl,imm	Float Load Word	CI	C.FLWSP	rd, imm	FLW	rd, sp, imm*8	Logical	AND	P	AMOAND W	rd rel re2	AMOAND D	rd re	1,182		P	AMOAND	rd rel re?
AND	R	AND	rd,rs1,rs2	Float Load Double	CL	C.FLD	rd', rsl', imm	FLD	rd',rsl',imm*16		OR	R	AMOOR W	rd rel re?	AMOOR D	rd.rs	1.rs2	AMO OR	R	AMOOR	rd rel re?
AND Immediate	I	ANDI	rd,rs1,imm	Float Load Double SP	CI	C.FLDSP	rd,imm	FLD	rd, sp, imm*16	Min/Max	MINimum	R	AMOMTN .W	rd.rsl.rs2	AMOMIN, D	rd.rs	1.rs2	AMO MINimum	R	AMOMIN	rd.rsl.rs2
Compare Set <	R	SLT	rd,rs1,rs2	Stores Store Word	CS	C.SW	rsl',rs2',imm	SW	rs1',rs2',imm*4		MAXimum	R	AMOMAX .W	rd.rsl.rs2	AMOMAX . D	rd, rs	1.rs2	AMO MAXimum	R	AMOMAX	rd.rsl.rs2
Set < Immediate	1	SLTI	rd,rs1,imm	Store Word SP	CSS	C.SWSP	rs2,imm	SW	rs2, sp, imm*4	MINI	mum Unsigned	R	AMOMINU.W	rd.rs1.rs2	AMOMINU.D	rd, rs	1,rs2	Predicate =	R	VPEO	rd.rs1.rs2
Set < Unsigned	R	SLTU	rd,rs1,rs2	Float Store Word	CS	C.FSW	rs1',rs2',imm	FSW	rs1',rs2',imm*8	MAXi	mum Unsigned	R	AMOMAXU.W	rd,rs1,rs2	AMOMAXU.D	rd,rs	1,rs2	Predicate ≠	R	VPNE	rd,rs1,rs2
Set < Imm Unsigned	1	SLTIU	rd,rs1,imm	Float Store Word SP	CSS	C.FSWSP	rs2,imm	FSW	rs2,sp,imm*8	Tw	o Optional H	loa	tina-Point In	struction Exte	nsions: RVF	& RVD		Predicate <	R	VPLT	rd,rs1,rs2
Branches Branch =	B	BEQ	rs1,rs2,1mm	Float Store Double	CS	C.FSD	rs1',rs2',imm	FSD	rs1',rs2',1mm*16	Category	Name	Fmt	RV32{FID}	(SP.DP FI, Pt.)	+RV	64{FID}		Predicate ≥	R	VPGE	rd.rs1.rs2
Branch ≠	В	BNE	rs1,rs2,imm	Float Store Double SP	CSS	C.FSDSP	rs2,imm	FSD	rs2,sp,imm*16	Move Mo	ve from Integer	R	FMV.W.X	rd,rsl	FMV.D.X	rd,rs	1	Predicate AND	R	VPAND	rd,rs1,rs2
Branch <	B	BLT	rs1,rs2,imm	Arithmetic ADD	CR	C.ADD	rd,rsl	ADD	rd,rd,rs1		Move to Integer	R	FMV.X.W	rd,rs1	FMV.X.D	rd,rs	1	Pred. AND NOT	R	VPANDN	rd,rs1,rs2
Branch ≥	B	BGE	rs1,rs2,imm	ADD Immediate	CI	C.ADDI	rd,imm	ADDI	rd, rd, imm	Convert Co	nVerT from Int	R	FCVT. {S D}.W	rd,rs1	FCVT.{SD}.	L rd,rs	1	Predicate OR	R	VPOR	rd,rs1,rs2
Branch < Unsigned	В	BLTU	rs1,rs2,imm	ADD SP Imm * 16	CI	C.ADDI1	6SP x0,imm	ADDI	sp, sp, imm*16	ConVerT from	m Int Unsigned	R	FCVT. {S D}.W	U rd,rsl	FCVT.{SD}.	LU rd, rs	1	Predicate XOR	R	VPXOR	rd,rs1,rs2
Branch ≥ Unsigned	В	BGEU	rs1,rs2,imm	ADD SP Imm * 4	CIW	C.ADDI4	SPN rd', imm	ADDI	rd', sp, imm*4		ConVerT to Int	R	FCVT.W.{S D}	rd,rs1	FCVT.L.{S D	<pre>} rd,rs</pre>	1	Predicate NOT	R	VPNOT	rd,rs1
ump & Link J&L		JAL	rd,1mm	SUB	CR	C.SUB	rd,rs1	SUB	rd, rd, rs1	ConVerT t	o Int Unsigned	R	FCVT.WU. {S D	} rd,rs1	FCVT.LU.{S	D} rd,rs	1	Pred. SWAP	R	VPSWAP	rd,rs1
Jump & Link Register	1	JALR	rd,rs1,1mm	AND	CR	C.AND	rd,rs1	AND	rd,rd,rs1	Load	Load	I	FL{W,D}	rd,rs1,imm	Calling	Convent	ion	MOVe	R	VMOV	rd,rs1
Synch Synch thread	I	FENCE		AND Immediate	CI	C.AND1	rd, 1mm	ANDI	rd, rd, 1mm	Store	Store	S	FS{W,D}	rs1,rs2,imm	Register	ABI Name	e Saver	ConVerT	R	VCVT	rd,rs1
Synch Instr & Data	I	FENCE	.1	OR	CR	C.OR	rd,rsl	OR	rd,rd,rs1	Arithmetic	ADD	R	FADD. {S D}	rd,rs1,rs2	x0	zero		ADD	R	VADD	rd,rs1,rs2
invironment CALL	1	ECALL	_	eXclusive OR	CR	C.XOR	rd,rs1	AND	rd,rd,rs1		SUBtract	R	FSUB. {S D}	rd,rs1,rs2	x1	ra	Caller	SUBtract	R	VSUB	rd,rs1,rs2
DREAK	1	EBREA	ĸ	Move	CR	C.MV	rd,rs1	ADD	rd,rs1,x0		MULtiply	ĸ	FMUL. {S D}	rd,rs1,rs2	x2	sp	Callee	MULTIPIY	R	VMUL	rd,rs1,rs2
Control Status Pagi	eter	(CEP)		Load Immediate	CI	C.LIT	rd, 1mm	ADD1	rd, x0, 1mm		DIVide COupre DeeT	R	FDIV. {S D}	rd,rs1,rs2	x3	gp		DIVIDE COURTO ROOT	R.	VDIV	rd,rs1,rs2
Pond/Write	T	CORD	rd car ral	Shifts Shift Left Imm	CI	C CLUI	rd imm	CLLT	rd, inn	Mul-Add	Multiply-ADD	D	FMADD (C D)	rd rol rol rol	×4 ×5-7	tp +0-2	Caller	Multiply-ADD	D	VEWADD	rd rol rol rol
Read & Set Bit	Ť	CSPRS	rd cer rel	Shift Right Ari, Imm	a	C SPAT	rd imm	CDAT	rd, rd, 1mm	Mi	Itinly-SUBtract	R	FMSUB (S D)	rd.rel.re2.re3	×8	e0/fn	Callee	Multiply-SUB	R	VEMSUB	rd_rel_re2_re3
Read & Clear Bit	î	CSRRC	rd cer rel	Shift Right Log. Imm.	cī	CSRLI	rd imm	CDIT	rd, rd, imm	Negative Mu	Itiply-SUBtract	R	FNMSUB. (SLD)	rd.rs1.rs2.rs3	29	s1	Callee	Neg. Mul-SUB	R	VENMSUB	rd.rs1.rs2.rs3
Read/Write Imm	Ť	CSRRW	rd.csr.imm	Branches Branch=0	CB	C. BEOZ	rsl', imm	BRO	rel' v0 imm	Negativ	e Multiply-ADD	R	FNMADD. (SD)	rd.rsl.rs2.rs3	x10-11	a0-1	Caller	Neg. MulADD	R	VFNMADD	rd.rs1.rs2.rs3
Read & Set Bit Imm	î	CSRRS	I rd.csr.imm	Branch #0	CB	C.BNEZ	rsl', imm	BNE	rel' v0 imm	Sign Injec	t SiGN source	R	FSGNJ. (S D)	rd,rs1,rs2	x12-17	a2-7	Caller	SiGN inJect	R	VSGNJ	rd,rs1,rs2
Read & Clear Bit Imm	I	CSRRC	I rd.csr.imm	Jump Jump	CJ	C.J	imm	JAL.	x0.imm	Negati	ve SiGN source	R	FSGNJN. {S D}	rd,rs1,rs2	x18-27	s2-11	Callee	Neg SiGN inJect	R	VSGNJN	rd,rs1,rs2
	-			Jump Register	CR	C.JR	rd.rsl	JALR	x0.rs1.0	X	or SiGN source	R	FSGNJX.{S D}	rd,rs1,rs2	x28-31	t3-t6	Caller	Xor SiGN inJect	R	VSGNJX	rd,rs1,rs2
				Jump & Link J&L	CJ	C.JAL	imm	JAL	ra.imm	Min/Max	MINimum	R	FMIN. {S D}	rd,rs1,rs2	£0-7	ft0-7	Caller	MINimum	R	VMIN	rd,rs1,rs2
Load Byte	I	LB	rd, rsl, imm	Jump & Link Register	CR	C.JALR	rsl	JALR	ra,rs1,0		MAXimum	R	FMAX. (S D)	rd,rs1,rs2	f8-9	fs0-1	Callee	MAXimum	R	VMAX	rd,rs1,rs2
Load Halfword	1	LH	rd.rsl.imm	System Env. BREAK	CI	C.EBREA	ĸ	FRDER	v	Compare of	ompare Float =	R	FEQ. (SD)	rd,rs1,rs2	f10-11	fa0-1	Caller	XOR	R	VXOR	rd,rs1,rs2
Load Byte Unsigned	i î	LBU	rd, rsl, imm	+81/641		Ont	tional Compress	ed Ev	tention: RV64C	- co	ompare Float <	R	FLT. (S D)	rd,rs1,rs2	f12-17	fa2-7	Caller	OR	R	VOR	rd,rs1,rs2
Load Half Unsigned	Ť	LHU	rd.rsl.imm	IWI rd.rsl.imm		All RV32	C (except C. JAL 4 W	ord load	ts. 4 word strores) plus:	co	ompare Float ≤	R	FLE. (S D)	rd,rs1,rs2	f18-27	fs2-11	Callee	AND	R	VAND	rd,rs1,rs2
Load Word	î	LW	rd, rsl, imm	LD rd.rsl.imm		ADI	D Word (C. ADDW)	Loz	d Doubleword (C. LD)	Categorize	CLASSify type	R	FCLASS. {S D}	rd,rs1	f28-31	ft8-11	Caller	CLASS	R	VCLASS	rd,rs1
Stores Store Byte	ŝ	CD	rel rel imm	DD TOTTOTT			word (c. NDDIW)	Load	Doubleword SP (c then)	Configure	Read Status	R	FRCSR	rd	zero	Hardwire	ed zero	SET Data Conf.	R	VSETDCF	G rd,rs1
Store Halfword		00	val val imm			CUIPte	act Mord (C. auna)	Cto Cto	re Deubleword (c. ap)	Read I	Rounding Mode	R	FRRM	rd	ra	Return a	ddress	EXTRACT	R	VEXTRAC'	rd.rs1.rs2
Store Hailword	3	Sn	191,192,1000			SUBLI	act word (C.SOBW)	500	Te Doubleword (C.SD)		Read Flags	R	FRETACS	rd	en	Stack no	inter	MERGE	R	UMERCE	rd.rel.re?
Store Word	5	SW	rs1,rs2,1mm	SD rs1,rs2,imm			A 40 10 10 200 1001 T	Store	Doubleword SP (C.SDSP)		van Statue Roo	P	FCCCP	rd rel	ap	Global	ointer	SELECT	P	VEPTPC	rd rel re?
31 27 26 25	32 24	-DIT IN 20	19 15 14 19	11 7 6	0		10-Dit (RVC) Ins	tructi	on rormats	5	Tap Status Reg	D	PODM	ruyrsi nd nal	ab	Throad	chinter	BELECI	n	VOLLECT	10,151,152
funct7	T5	2	rs1 funct3	rd opcod	de	CR 15	funct4 rd/i	s1	rs2 0n	Swap	Course Flo	ĸ	PORT	rd,rsi	cp	Termed p	Jointer				
imm[11:0]		-	rs1 funct3	rd opco	de	CI fu	nct3 imm rd/r	s1	imm op		Swap Flags	ĸ	FSFLAGS	rd,rs1	c0-0,ft0-7	lempora	ries				
imm[11:5]	rs	2	rs1 funct3	imm[4:0] opcod	de	CSS fu	nct3 imm		rs2 op	Swap Round	ling Mode Imm	1	FSRMI	rd,imm	s0-11,fs0-11	Saved re	egisters				
imm[12 10:5]	Li Li	2	rs1 funct3	imm[4:1 11] opcoo	de	CIW fu	nct3 im	n	rd' op	S	wap Flags Imm	I	FSFLAGSI	rd,imm	a0-7,fa0-7	Function	args	1			
	imm	31:12	10	rd opcoo	de	CL fu	nct3 imm	rsl'	imm rd' op	RISC-V call	ing convention	and	five optional ext	ensions: 8 RV32M	: 11 RV32A: 3	4 floating-	-point in	structions each for	32-	and 64-bit	data (RV32F.
imm	20 10	:1[11]19:	12]	rd opcoo	ae.	CS fu	nct3 imm	rsl'	imm rs2' op	RV32D): an	d 53 RV32V 11	sing	regex notation	means set so F	DD. (FID) is	s both FAL	D. Far	d FADD, D RV32	FID	adds reg	isters f0-f31
						CB T.	net3 offset	181' mn fer	ouser op	whose wide	matchas the re-	idani	invasion and	floating point and	trol and status	rogistor f	oon D	22W adde vactor	(e per) reciper	an and reg	21 sector
						C	need Jt	uap tai	gee op	whose width	matches the w	idesi	precision, and a	i noaung-point cor	u or and status	register 1	USI. K	v 32 v auds vector i	egist	CIS VU=V3	ir, vector
100 VI	predicate registers vp0-vp7, and vector length register v1. RV64 adds a few instructions: RVM gets 4. RVA 11. RVF 6. RVD 6. and RVV 0.											i KV V 0.									

RISC-V Integer Base (RV321/64)), privileged, and optional RV32/64C. Registers x1-x31 and the PC are 32 bits wide in RV32I and 64 in RV64I (x0=0). RV64I adds 12 instructions for the wider data. Every 16-bit RVC instruction maps to an existing 32-bit RISC-V instruction.

Specifications and Software

- Specification from RISC-V website
 - https://riscv.org/specifications/
- RISC-V software includes
 - Toolchain projects
 - https://wiki.riscv.org/display/HOME/Toolchain+Projects
 - A simulator ("spike")
 - https://github.com/riscv-software-src/riscv-isa-sim
 - Standard simulator QEMU (Upstream now)
 - https://github.com/riscv/riscv-qemu
- Operating systems support exists for Linux (Upstream now)
 - https://github.com/riscv/riscv-linux
- A javascript ISA simulator to run a RISC-V Linux system on a web browser
 - https://github.com/riscv/riscv-angel